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Abstract—Multi-chip Insulated Gate Bipolar Transistor (mIGBT) 
power modules (PMs) degrade over power cycling. Bond wire lift–
off is one of the major failure modes. This paper presents a 
technique to diagnose bond wire lift-off by analyzing the on-state 
voltages across collector and emitter terminals and the voltages 
across collector and Kelvin emitter terminals. The proposed 
method can indicate the first lift-off out of 37 bond wires in a 
mIGBT. The main novelty of the proposed technique is that it can 
locate the chip that has bond wire lift-off(s). The paper describes 
the proposed technique in detail and shows results and discussions 
based on practical tests which are carried out on two mIGBT PMs 
with different packages.  
 
Index Terms— Multi-chip insulated gate bipolar transistor, 
bond wire lift-off, fault diagnosis. 
I. INTRODUCTION 
The Insulated Gate Bipolar Transistor (IGBT) is one of the 
most commonly used semiconductors in power electronics. 
Today the power capability of a single IGBT power module 
(PM) has been boosted up to kiloampere [1, 2]. These IGBT 
PMs are realized through multi-chip paralleled package to 
achieve the required high current level. However, the increase 
in paralleling chips within one package will introduce severe 
thermal stress on the module and as such affects its lifetime. It 
is reported that about 21% of the power converter failures are 
attributed to semiconductors [3]. Solder fatigue and bond wire 
failures are reported as the most common failures that occur 
over lifetime [4-6]. This paper is going to focus on the bond 
wire failure. 
A large number of research papers have been published, 
proposing different detection methods for bond wire lift-off 
[7-14]. Techniques proposed have been applied either 
intrusively on opened PMs with direct access to bond wires or 
non-intrusively on unopened package measuring voltages and 
currents at available terminals: the collector C, the emitter E, 
the gate G, the auxiliary emitter AE which provides the return 
path for the gate current, and the Kelvin emitter KE which acts 
as sensing point if provided.  
Fig. 1a shows the layout of the terminals in a half-bridge 
IGBT PM, Infineon FF600R17ME4, which has three IGBT 
chips and three anti-parallel diodes in parallel for the top switch 
and the same design for the bottom switch. In Fig. 1a, the 
terminals of the top switch are labeled by the index T and the 
terminals of the bottom switch are labelled by the index B. As 
in most standard PMs illustrated in Fig. 1a, the collector of the 
top IGBT chips is soldered onto the Direct Copper Bonded 
(DCB) layer that is connected with the CT  terminal. The 
collector of the bottom chips is also soldered to the DCB but 
connected to CB. The emitter of the IGBT chips is attached to 
the DCB through bond wires. The emitter terminals for load 
current are ET  and EB for the top and the bottom switch 
individually. In the half-bridge topology, ET and CB share the 
same terminal. GT  and GB are the gate terminals for the top and 
the bottom switch respectively. AET  and AEB terminals are 
connected via wires with the corresponding emitter tracks for 
ET  and EB on the DCB layer. Both terminals provide the current 
return paths for the gate drives. Fig. 1b shows the schematic of 
the PM along with the terminals. 
 
                               (a)                                                          (b)  
Fig. 1. Infineon 1.7 kV 600A half-bridge IGBT PM (FF600R17ME4): (a) 
Interior view, (b) Terminal illustration. 
There are seven signal terminals, as shown in Fig. 1a, along 
the edge of the PM frame (GT, AET , CT , AEB, GB, S1, and S2) in 
the form of pins, where S1 and S2 are two terminals of the DCB 
temperature sensor. The position of these terminals is subject to 
manufacturer preferences and DCB layout.  
In literatures [7-14], all of the five terminals (C, E, G, AE, 
and KE) have been used for bond wire degradation detection 
either by directly monitoring an electrical signal (intrinsic 
signature) that will change with bond wire lift-off or by 
stimulating and monitoring a responding signal (induced 
signature) where the responding signal correlates with bond 
wire lift-off. Table I summaries recent contributions in 
detecting bond wire lift-off. 
A. Intrinsic signatures 
Intrinsic signatures are obtained by direct measurement of 
either the voltage across two of the five terminals or the current 
through any terminal.  
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 Table I Comparison of existing techniques for bond wire state estimation 
Detection 
type 
Involved 
terminals 
Signatures 
Number of 
IGBT chips 
each switch 
Total number of 
bond wires in 
one switch 
Number of first detected bond wires 
lift-off – sensitivity 
Intrinsic 
signatures 
C-E 
VCE(on) [7] 1 6 First – 20mV increase 
VCE(on) at the 
inflexion point [8]  
1 5 Second – 9 mV increase  
RCE(on) [9] 2 8 Second – 0.1 mΩ increase 
ΔVCE(turn-off) [10] 2 24 Fourth – 20 V increase 
G-AE 
VG-AE [11] 2 12 
Sixth – detects only if all bond wires are  
            detached from one chip  
IG [12] 2 12 
Sixth – detects only if all bond wires are  
            detached from one chip 
KE Sense point [13] 2 4 First – 700 mV increase  
Induced 
signatures 
Open 
module 
Temperature [14] 1 4 First – 0.5 °C increase 
 
1) Signatures from Collector (C) and Emitter (E) 
The on-state voltage VCE(on) measured across the terminals C 
and E has been widely exploited to monitor the bond wire state 
[15, 16]. However, VCE(on) has also been popularized as a 
Thermo-Sensitive Electrical Parameter (TSEP) because of its 
linear relationship with temperature variation. Therefore, the 
bond wire state diagnosis based on VCE(on) is influenced by the 
temperature of the chips. This dependency has been studied 
extensively. 
For instance, authors in [7] proposed to measure VCE(on) 
under sensing current (100 mA) as well as loading current (50 
A) to decouple the influence of the virtual junction temperature 
Tvj and bond wire lift-off. This method has now been well 
established [5, 6, 17]. In [8, 18, 19], the influence of Tvj is 
eliminated by taking advantage of the inflexion point at which 
the temperature dependence of VCE(on) is negligible. 
On-state resistance RCE(on) is the combination of VCE(on) and IC 
and has also been investigated as bond wire lift-off indicator [9, 
20]. Advanced algorithms such as the recursive least square 
algorithm is used to exclude the impact from Tvj. 
In on-line operation, the overshoot of VCE during the turn-off 
transient, denoted as ΔVCE(turn-off) in Table I, has also been 
reported for bond wire lift-off prediction [10]. 
2) Signatures from Gate (G) and Auxiliary Emitter (AE) 
 In [11, 12, 21-23], voltage VG-AE and gate peak current IG 
during the turn-on transient were proposed. These methods can 
only detect a complete chip failure meaning all bond wires have 
been lifted from one IGBT chip.  
3) Signatures from Kelvin Emitter (KE) 
In [13], sensing bond wires were introduced which were 
bonded across the DCB. As such additional tracks were formed 
on the DCB to connect the sensing bond wires with 
corresponding KE terminals. The implementation of the 
approach is depicted in Fig. 2. The DCB layer of the power 
module is redesigned to introduce the sensing terminal via the 
additional copper track, the additional sensing resistor, and the 
additional bond wires. The bond wires are used to connect the 
emitter side of the IGBT chip to the sensing point via the 
sensing resistor. The equivalent circuit is shown in Fig. 2. In the 
case a bond wire in one of the IGBT chip is lifted, the voltages 
measured via the sensing bond wire will shift. However, in 
order to include sensing bond wires the DCB of the PM has to 
be redesigned. In addition, large resistive sense resistors are 
required to reduce the power loss caused by the measurement.  
 
Fig. 2. Implementation of the sensing bond wires by redesign of the DCB layer 
(left) and its equivalent circuit diagram (right) [13]. 
B. Induced signatures 
In order to detect induced signatures, voltage or current 
signals must be injected first. The response from these signals 
can then be measured.  
Authors in [14] proposed applying electromagnetic 
induction thermography to open PMs. In this method, the 
pulsed electromagnetic field produces eddy currents. The 
temperature distribution, as the response of the eddy current, 
changes when there is bond wire lift-off. This is used to detect 
bond wire states.  
C. Research gap 
In principal, each technique described in Table I is able to 
detect bond wire lift-off. However, for most of them, the ratio 
of the earliest detection of failure to the total bond wire number 
is between two out of five to one out of six. Therefore, they are 
not suitable for detecting early bond wire lift-offs for mIGBT 
PMs with large number of bond wires. In addition, locating the 
bond wire lift-off has not been reported in any of these 
methods.   
R R
R R Gate
Sense
Collector
Emitter
G C
S
E
IGBT1 IGBT2
 D. Contribution and structure of this paper 
This paper proposes a method to detect and locate the early 
lifted bond wires in mIGBT PMs. The method makes use of the 
well-known on-state voltage measurement across C and E. 
Meanwhile, voltages across terminals C and KE are measured. 
All measurement results are processed to identify the number of 
lifted bond wires and locate these lifted wires.  
This paper is organized as follows. The proposed technique 
is described in Section II. The experimental set-up is presented 
in Section III including practical results on an Infineon IGBT 
module with three IGBT chips for each switch. The fault 
diagnosis regarding bond wire lift-off detection and location is 
presented in Section IV. A repeat of the test is carried out on a 
Dynex mIGBT PM and results are described in Section V to 
demonstrate that the method is applicable to PMs with different 
layouts. Section VI concludes the work.  
II. METHODOLOGY OF PROPOSED TECHNIQUE 
The proposed technique is demonstrated on the Infineon 
power module FF600R17ME4 using its bottom switch. 
A. Modification for Kelvin emitter connection 
The Kelvin connection is realized by introducing additional 
terminals as shown in Fig. 3. Thin copper wires, 50 µm in 
diameter, are used to connect the emitter side of the IGBT chip 
with the added Kelvin pins which are glued against the frame of 
the IGBT module. In this prototype, two wires are used for each 
IGBT chip. The Kelvin pins are copper. Compared with the 
technique in [13], the technique proposed in this paper does not 
need any modification to the DCB layer. The extra Kelvin 
connection can be constructed with only limited modification 
to the mIGBT module. 
 
Fig. 3. Half bridge IGBT module with added pins for Kelvin emitter 
connection. 
 
B. Schematic for experiment setup 
Fig. 4 illustrates the experimental setup for testing the 
bottom switch of FF600R17ME4 by showing the exact number 
of bond wires per chip. Three KE terminals (KE1, KE2 and 
KE3) are also introduced in addition to the existing four 
terminals C, AE, E, and G. Introduction of three additional 
terminals allows the measurement of seven voltages, three 
voltages across the three chips: VCKE1(on), VCKE2(on), VCKE3(on); 
three voltages across the bond wires connected to each IGBT 
chip: VBondwire1, VBondwire2, VBondwire3; and the voltage across C 
and E: VCE(on).  
 
Fig. 4. Schematic of on-state voltage measurement for FF600R17ME4.  
The KE terminals KE1, KE2 and KE3 are directly bonded 
with the corresponding emitters of the IGBT chips as shown in 
Fig. 3. The voltages VCKE1(on), VCKE2(on), and VCKE3(on) are 
measured across C and KE1, KE2, and KE3 respectively 
representing the on-state voltages of the corresponding chips. 
 
 
Fig. 5. Collector current and on-state voltage waveforms upon current injection 
at Tvj=46 °C. 
Fig. 5 is an example of the measurement at Tvj=46 °C. The 
collector current is controlled by the TopCon power source. 
The current rises to 240A in a step by step approach to 
compromise with the limitation of the TopCon device and to 
avoid overshot during the injection. Fig. 5 shows also the 
on-state voltages 
In these test, each measurement is repeated twice. The RMS 
values of voltage measurement in the region highlighted with 
arrow are the on-state voltage for each measurement. The 
average value of the two measurements are used as the final 
voltage measurements. The final voltage measurements are 
used in the plot like Fig. 9. 
C. VCKE(on) and VCE(on) 
The C-E circuitry of the bottom switch in Fig. 3 is exhibited 
in Fig. 6a. All the influential parts are displayed. The collector 
terminal is linked to the copper layer via the copper wires. The 
collector copper wire are denoted as RC,CW. The collector 
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 copper track is represented by RC,CT . IGBT chips are soldered 
onto the copper layer. This solder layer is considered as pure 
resistance and is represented as RDAS1, RDAS2, and RDAS3 for 
Chip1, Chip2, and Chip3 respectively. The voltages across the 
IGBT chip collector pad and emitter pad are denoted as VIGBT1, 
VIGBT2, and VIGBT3 for the three IGBT chips. The emitter pad of 
the IGBT chip is connected to the emitter copper layer via bond 
wires. Then, copper wires are used to connect the emitter 
copper track with the emitter terminal. The resistors of the bond 
wires are presented by RBW1, RBW2, and RBW3 for the three chips. 
The emitter copper track and emitter copper wires are pure 
resistance and denoted as RE,CT  and RE,CW respectively.  
Fig. 6b depicts the equivalent diagram of the C-E circuitry. 
VCKE(on) and VCE(on) can be derived as below. It can be noted that 
the difference between VCKE(on) and VCE(on) is the voltage across 
the bond wires, emitter copper track, and emitter copper wires.  
, ( ) , , , , ,CKE i on C C CW C C CT Chip i DAS i IGBT iV I R I R I R V               (1) 
where i=1,2,3.    
( ) , , , , ,
, , ,
CE on C C CW C C CT Chip i DAS i IGBT i
Chip i BW C E CW C E CT
V I R I R I R V
I R I R I R
   
  
           (2) 
Note, as RDAS,i, VIGBT,i, and RBW,i are in parallel in (2), i is 
either only 1 or only 2 or only 3. 
 
                                                                                         (a)                                                                                                              (b)  
Fig. 6. (a) Illustration about components in the C-E and C-KE path. (b) Equivalent circuitry between C-E. 
Fig. 7 shows the forward characteristic of an IGBT chip at 
constant gate emitter voltage VGE. The figure shows that 
VCKE(on) is non-linear and influenced by the collector current IC 
and Tvj. Above the inflexion point, VCKE(on) at a particular 
current level rises at rising Tvj and below the inflexion point 
VCKE(on) declines at rising Tvj.  
 
Fig. 7. Forward characteristic of an IGBT chip. 
Since the three IGBT chips are not exactly the same, each has 
its own on-state forward characteristic, therefore: VCKE1(on) ≠ 
VCKE2(on) ≠ VCKE3(on). 
Parallel connected bond wires attached to an IGBT chip can 
be described with an equivalent resistance R0,i at T0 and its 
temperature coefficient is βi, where i is the chip number 
(i=1,2,3). Thus, the voltage across the bond wires of chip i is: 
, , 0, 0 ,( ( ))BW i BW Chip i i i vj Chip iV R I R T T I                   (3) 
The on-state voltage VCE(on) can be described as given in (4), 
(5) and (6).  
( ) 1( ) , , 1CE on CKE on C E CW C E CT BWV V I R I R V                   (4) 
( ) 2( ) , , 2CE on CKE on C E CW C E CT BWV V I R I R V                  (5) 
( ) 3( ) , , 3CE on CKE on C E CW C E CT BWV V I R I R V                  (6) 
Since IC, RE,CT , and RE,CW does not change upon bond wire 
lift off, it is clear that if the bond wire voltage of chip i 
decreases the corresponding on-state voltage of chip i must 
increase and vice-versa. This relationship can be used to 
determine bond wire conditions. 
D. VCKE(on) and VCE(on) change in the case of bond wire lift-off  
In order to illustrate the above on an example, it is assumed 
that one bond wire has lifted from Chip1 in Fig. 4. The IGBT 
switch is in on-state by applying +15V. The collector current is 
controlled by the DC current source. In this case one bond wire 
is lifted from Chip1, the equivalent resistance of the bond wires 
connecting to Chip1 will increase. Consequently, the collector 
current IChip1 flowing through Chip1 will decrease. In order to 
maintain the same current level from the DC current source, 
collector currents IChip2 and IChip3 flowing through the other two 
chips will increase respectively. As a result, VCKE1(on), VCKE2(on), 
and VCKE3(on) will change in different ways as indicated in (7).  
1( ) 2( ) 3( ), ,CKE on CKE on CKE onV V V                        (7) 
Accordingly, the bond wire voltages vary as below: 
1 2 3, ,BW BW BWV V V                              (8) 
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 Despite individual voltage variations, the voltage VCE(on), 
summation of VBW,i and VCKE,i(on), always goes up when there is 
bond wire lift-off. The alterations of these voltages are 
summarized in Table II. 
 
 
 
Table II Voltage variation in the case of one bond wire lift-off in Chip1 
Chip VCKE(on) VCE(on) 
Chip1 VCKE1(on) ↓ ↑ 
Chip2 VCKE2(on) ↑ ↑ 
Chip3 VCKE3(on) ↑ ↑ 
 
Fig. 8. On-state voltage variation in the case of bond wire lift-off in Chip1. Solid line: Healthy. Dashed line: Lift-off in Chip1. 
VCKE1(on), VCKE2(on), VCKE3(on), and VCE(on) are estimated and 
visualized in Fig. 8 where each voltage is shown as a function 
of Tvj. It should be pointed out that the collector current 
following through the IGBT switch is constant. With the help of 
Fig. 8 the following general statements can be concluded:  
 VCKE(on) decreases when the corresponding chip 
has lost a bond wire and VCKE(on) increases for the 
remaining chips. 
 VCE(on) will always increase as bond wire lift-off. 
These statements form the base of the new proposed bond 
wire detection and location technique.  
E. Fault detection and location without the knowledge of Tvj   
So far the knowledge of Tvj is required for the proposed 
technique. The following section illustrates how bond wire 
states can be predicted without the knowledge of Tvj.  
Fig. 9 shows the voltage-temperature characteristics 
(VCKEi(on) and VCE(on)) of FF600R17ME4 PM measured at 
IC=240A and VGE=15V. Fig. 9 is extracted from Fig. 12 and all 
four characteristics represent the baselines for a healthy PM. 
 
 
 
Fig. 9. VCKE1(on), VCKE2(on), VCKE3(on), and VCE(on) baselines at IC = 240 A and VGE=15V representing a healthy PM. 
.
 
Scenario 1: Healthy condition 
At healthy condition, for example as shown in Fig. 8, each 
measured voltages VCKE1(on)=1.525V, VCKE2(on)=1.527V, 
VCKE3(on)=1.511V, and VCE(on)=1.701V will estimate the same 
temperature of 60oC. Tvj is commonly treated as the global 
temperature [24-26] and as such it can be described as (9). 
1 2 3( ) ( ) ( ) ( )CKE CKE CKE CEest V est V est V est V vj
T T T T T                   (9) 
where Test(VCKE1), Test(VCKE2), Test(VCKE3), and Test(VCE) are the 
estimated temperatures from the measured voltages VCKE1(on), 
VCKE2(on), VCKE3(on), and VCE(on) respectively.  
 
Scenario 2: Bond wire lift-off at Chip1 
If a bond wire has lifted, the base line shifts away from the 
healthy baseline. This is shown in Fig. 10 where a new line is 
added for Chip1 but shifted under the healthy baseline. The new 
line results that Test(VCKE1)≠Tvj. In fact, Tvj becomes larger than 
Test(VCKE1). 
1( )CKEest V vj
T T                                       (10) 
From the previous findings we know that the baselines for 
Chip2 and Chip3 and for VCE(on) shift upwards. As such it can be 
derived as (11). The shift for VCE(on) is shown in Fig. 10. The on 
state voltage of Chip2 and Chip3 follow the same tendency. 
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Tvj
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Fig. 10. Predict ion change in the case of bond wire lift-off in Chip1 at IC = 240 A. Dotted line in the left d iagram: variation of VCK E1(on) at bond wire lift-off. Dotted 
line in the right diagram: variation of VCE(on) at bond wire lift-off.
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CKE
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est V vj
est V vj
est V vj
T T
T T
T T



                                    (11) 
Equation (12) shows the difference between the estimated 
temperature of each chip and the estimated temperature based 
on VCE(on). The estimated temperature differences are deployed 
to determine the number of bond wire lift-off and the location 
of the lift-off. 
1
2
3
1 ( ) ( )
2 ( ) ( )
3 ( ) ( )
CKE CE
CKE CE
CKE CE
est est V est V
est est V est V
est est V est V
T T T
T T T
T T T
  
  
  
                             (12) 
F. Influence of the solder layer, copper track and copper wire 
This section discusses the influence of the solder layer, 
copper track and copper wire on the estimation of bond wire 
lift-off. To describe the linear relationship between VCE(on), 
VCKE1(on), VCKE2(on), VCKE3(on) and the temperature, the reference 
curves for VCE(on), VCKE1(on), VCKE2(on), and VCKE3(on) are described 
by (13), (14), (15), (16). 
( )CE on CE CEV k T b                             (13) 
1( ) 1 1CKE on CKE CKEV k T b                         (14) 
2( ) 2 2CKE on CKE CKEV k T b                        (15) 
3( ) 3 3CKE on CKE CKEV k T b                        (16) 
Where, kCE, kKE1, kKE2, kKE3, bCE, bKE1, bKE2, bKE3 are the 
constants to describe the linear relationship between VCE(on), 
VCKE1(on), VCKE2(on), and VCKE3(on) and temperature. 
Therefore, the estimated temperature can be derived as (17), 
(18), (19), (20) respectively.  
( ) ( )( ) /CEest V CE on CE CET V b k 
                     (17) 
1( ) 1( ) 1 1
( ) /
CKEest V CKE on CKE CKE
T V b k                   (18) 
2( ) 2( ) 2 2
( ) /
CKEest V CKE on CKE CKE
T V b k                  (19) 
3( ) 3( ) 3 3
( ) /
CKEest V CKE on CKE CKE
T V b k                   (20) 
For example, in the case, there is bond wire lift-off in Chip1. 
The estimation drift by VCKE1(on) is derived as (21). 
1( ) 1
1
1
( )CKE on CKE CE CE
est
CE CKE
V k k a k b
T
k k
   
               (21) 
Where, a= IChip1RBW1+ICRE,CT+ICRE,CW, b=-bCEkCKE1+bCKE1kCE. 
It can be noted that |kCKE1-kCE| < |kCE| and |kCKE1-kCE| < |kCKE1|. 
Therefore, the temperature impact caused by the die attach 
solder is small. Also the emitter copper wire and copper track 
have the same coefficient of thermal expansion and are exposed 
to the same temperature swing. Thus, their resistance rarely 
changes which means that ICRE,CT+ICRE,CW can be assumed as 
constant in the case of bond wire failure. In summary, the 
impact of die attach solder is small. The emitter copper track 
and emitter copper wire do not influence the estimation. ∆Test1 
mainly varies with the bond wire part |IChip1RBW1/kCKE1|.  
III. EXPERIMENTAL SET-UP 
A. Test bench 
Experimental tests were conducted to verify the method 
described in Section II. The test rig is shown in Fig. 11. It is 
constructed according to the schematic in Fig. 4. The IGBT 
under test is mounted on a heat plate. The junction temperature 
is varied by the electric heater. Firstly, the IGBT is switched on 
by the voltage source. Then, a current pulse is injected into the 
IGBT by the TopCon power source, which is controlled by the 
computer shown on the bottom left. The thermal characteristics 
are recorded by the IR camera, which is controlled by the 
computer shown on the bottom right. Two oscilloscopes are 
used to capture electrical parameters. The IR camera starts to 
record temperature measurements when the IGBT module has 
been heated for about 20 minutes and the IGBT has reached 
thermal equilibrium. The IR camera is preferred since it can 
record the thermal information of each pixel in the picture 
quickly and accurately. In addition, the IR camera is only used 
to acquire Tvj of the module.  
B. Test conditions 
In this study, ten on-state voltage tests were carried out in 
succession to measure VCKE1(on), VCKE2(on), VCKE3(on), and VCE(on) 
at different bond wire states. Bond wires are cut to imitate the 
lift-off failure. Table III shows the lift-off conditions of all 
tests. 
Test(VCKE1)
Test(VCE)
 Table III Number of lifted bond wires in IGBT chips in each test 
Test  1 2 3 4 5 6 7 8 9 10 
Chip1 0 1 2 3 4 4 4 4 4 4 
Chip2 0 0 0 0 0 2 4 4 4 5 
Chip3 0 0 0 0 0 0 0 2 4 6 
 
 
Fig. 11. Test rig set up. 
 
Fig. 12. Forward characteristics of the bottom IGBT switch of FF600R17ME4 at three temperatures. VGE = 15 V.
IV. BOND WIRE LIFT-OFF DIAGNOSIS  
A. Characterization for VCE(on) and VCKE(on) 
The proposed VCE(on) and VCKE(on) approach is tested on the 
FF600R17ME4 module. Fig. 12 is the forward characteristics 
VCKE1(on), VCKE2(on), VCKE3(on), and VCE(on) at three different 
temperatures. It provides the reference of the IGBT at healthy 
condition. 
The inflexion point of VCE(on) is around IC = 100 A. It is 
important to emphasize that IC - VCE(on) curves at different 
temperatures do not cross each other at the same point. This 
means inflexion point is not strictly temperature independent 
but the temperature dependency is small and thus negligible. 
B. Voltage shift upon bond wire lift-offs 
Fig. 13 depicts the variation of VCKE1(on), VCKE2(on), VCKE3(on), 
and VCE(on) upon bond wire lift-offs in Chip1 at 40 A, 100 A, 
and 240 A. These current values were chosen to represent the 
behavior of the voltage variations at the collector current levels 
of below, around, and above the inflexion point.  
Table IV Linearity of the on-state voltage versus temperature 
IC  VCKE1 VCKE2 VCKE3 VCE 
40A 0.9949 0.9940 0.9951 0.9939 
100A 0.8358 0.6172 0.6969 0.7531 
240A 0.9897 0.9914 0.9900 0.9957 
 
Table IV describes the linearity of the on-state voltage versus 
temperature. The linearity is derived from the measurement in 
Fig. 13. Each value is the average linearity of all the 
measurements at different bond wire failure condition. It can be 
noted that there is no clear linearity at IC = 100A (around 
inflexion point) where the temperature dependency is 
negligible. The variation upon the first bond wire failure is too 
small for IC = 40A (below inflexion point). As such this current 
level cannot be chosen for practical applications. When IC = 
240 A is applied, all voltages show good linearity with 
temperature. VCKE1(on) declines about 7 mV upon the first bond 
wire lift-off, whereas VCKE2(on), VCKE3(on), and VCE(on) rises about 
3 mV. 
Oscilloscope
Electric heater
IGBT under test
IR camera
TopCon Power source
Controller for IR camera
Controller for the power source
Gate voltage supply
  
Fig. 13. VCKE1(on), VCKE2(on), VCKE3(on), and VCE(on) against Tvj and bond wire cuts in Chip1 only. VGE = 15 V. 
Bond wires were also cut for Chip2 and Chip3 as detailed in 
Table III. Fig. 14 and Fig.15 show results for these scenarios at 
IC=240A. Both figures show that VCKE(on) drops for those chips 
with lifted bond wires and VCKE(on) rises for the remaining chips. 
For example, Fig. 13 shows clearly the changes in VCKE1(on), 
VCKE2(on) and VCKE3(on) between a healthy module denoted as 
“Health” and a module where Chip1 lost four bond wires 
denoted as “4lift”. Cutting two additional bond wires at Chip2 
is represented by “4lift&2lift” as shown in Fig. 14, which 
shows that VCKE2(on) starts to decrease (as two bond wires were 
cut) and VCKE1(on) and VCKE3(on) rise slightly compared to results 
“4lift”. The tendency of the results shown in Fig. 15 is similar 
with that in Fig. 13. When there is bond wire failure in Chip3, 
VCKE3(on) goes down, however, VCKE1(on) and VCKE2(on) goes up.  
It is of interest to observe that every time a bond wire lifts-off 
VCE(on) increases. This has been reported in other literature [7, 8] 
too. The rise is due to the total equivalent resistance increases 
upon bond wire cut. However, from 4lift&2lift to 4lift&4lift, 
only two bond wires are cut which means there is only slight 
variance between the two measurements. Thus, the 
measurement of 4lift&2lift is higher than 4lift&4lift at lower 
temperature and overlaps with 4lift&4lift at high temperature. 
Overall, test results confirm that the variations in VCE(on) and 
VCKE(on) can detect and locate the bond wire lift-off failures.
 
 
Fig. 14. VCKE1(on), VCKE 2(on), VCKE3(on), and VCE(on) at various Tvj and bond wire cuts in Chip1 and Chip2. (4lift: four lift-off in Chip 1; 4lift&2lift: four lift-off in Chip1 
and two lift-off in Chip2; 4lift&4lift : four lift-off in Chip1 and four lift-off in Chip2.) 
  
Fig. 15. VCKE1(on), VCKE2(on), VCKE3(on), and VCE(on) at various Tvj and bond wire cuts in  Chip1, Chip2, and Chip 3. (4lift&4lift&2lift : four lift-off in both Chip1 and Chip2 
and two lift-o ff in Chip3; 4lift&4lift&4lift: four lift-off in Chip1, Chip2, and Chip3; 4lift&5lift&6lift: four lift-off in Chip1, five lift -off in Chip2, and six lift-off in  
Chip3.
 
Fig. 16. Estimated temperature error for different bond wire lift-offs at IC = 240A.
C. Analysis for fault detection and location  
Fig.16 describes the estimated temperature difference ∆Test,i 
(i=1,2,3) for different bond wire lift-off conditions at IC = 240 
A. The arrows denote the trend of ∆Test,i for each IGBT chip. On 
the condition of lift-off in Chip1, ∆Test1 shoots up with every 
additional cut. ∆Test2 and ∆Test3 keep unchanged around almost 
zero. In the case of lift-off in Chip2, ∆Test2 goes up. When there 
is bond wire lift-off in Chip3, ∆Test3 starts to rise. This 
phenomenon locates the faulty chip and the level of ∆Test can 
determine the number of bond wire lift-off. 
It can be noticed that the temperature drift of Chip2 and 
Chip3 are smaller than that of Chip1. This is linked to the 
specified bond wire cut sequence and the current redistribution 
among these IGBT chips upon the bond wire lift-off. The bond 
wire lift-off is carried out on IGBT chips one by one to capture 
the as more failure condition as possible. For example, if bond 
wires are lifted in Chip2 and Chip3 in the first test, the failure 
scenarios of lift-offs only in Chip1 are lost.  
Due to the lift-off in Chip1, the increment of bond wire 
resistance in Chip1 circuit causes the decline of IChip1. As the 
total current IC does change, the extra current is shared between 
Chip2 and Chip3. This means the variation in IChip1 is larger 
than that in IChip2 and IChip3. As illustrate in previous section, 
∆Test1 varies with the bond wire part |IChip1RBW1/kCKE1|. The 
influence of the resistance is amplified by multiply IChip1 
causing the drift in Chip1 to be the largest.  
 
 
V. TESTS ON POWER MODULE WITH DIFFERENT PACKAGE  
In order to verify the feasibility of the proposed technique on 
power modules with a different package, repeated tests were 
carried out on the Dynex DIM400NSM33-F000 PM. The 
layout of DIM400NSM33-F000 is shown in Fig. 17. This is a 
3.3 kV 400 A single switch IGBT module with eight IGBT 
chips and each IGBT chip has eight bond wires. Each IGBT 
chip is denoted by the numbers as shown in Fig. 17. 
 
Fig. 17. Layout of the DIM400NSM33-F000 IGBT module.  
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 The test rig is constructed according to Fig. 4. Fig. 18 shows 
the experimental results for the bond wire lift-off in the IGBT 
chip 1.1 where 3, 5, and 7 bond wires have been cut. The first 
three lifted bond wires cause a 6 mV decrease in VCKE1.1(on) and 
about 1 mV increment in the on-state voltage of the other chips. 
More cuts lead to further decreases of VCKE1.1(on), whereas all the 
other on-state voltages of the IGBT chips increase. The 
experimental results on the Dynex module are consistent with 
the results from the Infineon module. It confirms that the 
proposed method can be applied to PMs with different 
packages. 
As it is known that the on-state voltage under load current is 
not only influenced by bond wire failure but also the virtual 
junction temperature Tvj. The technique proposed in this paper 
can estimate the bond wire lift-off as well as locate the lift-off. 
Compared to work presented in the past, like [13], the proposed 
method does not rely on the knowledge of Tvj to determine bond 
wire lift-off. In addition, since the Kelvin Emitter terminal is 
only a measurement point in the proposed technique, there is no 
current flowing through, the power loss caused by the bond 
wire is eliminated. 
 
 
 
 
Fig. 18. Experimental results: On-state voltage change upon bond wire lift-off in Chip1.1 at IC = 360 A. 
VI. CONCLUSION 
The paper describes for the first time a technique that is able 
to detect and locate the bond wire lift-off in multi-chip IGBT 
(mIGBT) power modules (PMs). The proposed technique is 
based on the on-state voltage measurements of VCKE(on) across 
the collector and the Kelvin emitter and the voltage VCE(on) 
across the collector and the emitter. Compared with the 
traditional VCE(on) approach, the proposed technique can detect 
early bond wire lift-offs in mIGBT PMs and the accuracy of the 
detection is independent of junction temperature.  
It is shown that VCKE(on) decreases for the chip where the 
bond wire is lifted and increases for the remaining chips. VCE(on) 
always increases.  
Tests conducted on the Infineon module show that the 
technique is able to detect the first lifted bond wire out of 37. 
The resolution is 7 mV for detecting the first bond wire lift-off. 
A second test was conducted on a 64-bond wire PM from 
Dynex of different package. The proposed system can detect 
the third bond wire lift-off. As such the proposed technique can 
be applied to various packaged PMs. 
The proposed technique requires a small set of additional 
Kelvin terminals embedded in the frame of the power module 
where terminals are commonly placed. The additional Kelvin 
emitters are directly bonded with the emitter of the chips and no 
DCB layout change is required. 
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